

REMARKS

The Applicants respectfully request reconsideration and allowance of claims 1-18 in view of the following arguments. The Applicants appreciate the Examiner finding the arguments of the previous response persuasive.

INTERVIEW SUMMARY

The Applicants appreciate the telephone interview conducted April 21, 2005, between Examiner Sharon and Applicants' attorney, Russell Scott. In the interview, the Applicants' attorney summarized the arguments presented below and emphasized the fundamental distinctions between the Avidan patent (U.S. Patent No. 6,158,022) and Applicants' claims. The general difference between Avidan and Applicants' claims were discussed as well as some of the particular differences between the static timing analysis of Applicants' claims and the analysis conducted in Avidan. Specifically, Avidan's failure to use circuit simulation to determine timing characteristics for creating a timing model was discussed. No agreement was reached as to the allowability of the claims.

CLAIMS 1-18 ARE NOT ANTICIPATED BY THE CITED PRIOR ART

The Examiner rejected claims 1-18 under 35 U.S.C. § 102(e) as being anticipated by Avidan. The Applicants respectfully submit that the claims are not anticipated by this reference.

The Foltin Reference

The Examiner refers to Foltin to support the Section 102 rejection of claims 1-18. However, in the detailed analysis, the Examiner actually combined the express teachings in

1 Avidan with belated interpretative teachings, as interpreted by Foltin, as the basis for the Section
2 102 rejection. The Applicants' submit that the Examiner's reliance on Foltin's interpretation of
3 the Avidan reference is clearly improper under 35 U.S.C. §102. If Avidan actually taught the
4 invention, interpretation by Foltin would be unnecessary. Furthermore, neither Avidan nor
5 Foltin's interpretation of Avidan discloses performing a circuit simulation to determine timing
6 characteristics as recited in Applicants' claims.

7
8 The Avidan Patent

9 Avidan discloses a circuit analyzer of circuits containing black box, gray box, and
10 transparent elements (Avidan, col. 2, lines 55-56). With these elements, the design engineer need
11 not convert to a device-level model or regenerate a timing model to verify a design (Avidan, col.
12 3, lines 13-14).

13
14 The Avidan Patent Fails to Teach Each Element Required in the Respective Claims

15 Applicants' independent claim 1 is directed to a method for analyzing an electronic
16 circuit and requires the following method steps:

- 17 (a) replacing at least one timing determinant block in a first functional component of
18 the circuit with a timing element set;
19 (b) performing a circuit simulation for a cross-section of the first functional
20 component to determine timing characteristics associated with each replaced
21 timing determinant block of the first functional component;
22 (c) attaching the timing characteristics associated with each replaced timing
23 determinant block to the respective timing element set which replaced the
24 respective timing determinant block, thereby creating a timing model for the first
25 functional component; and
26 (d) performing a static timing analysis for the circuit utilizing the timing model for
27 the first functional component.

1 Applicants respectfully submit that Avidan fails to teach, suggest, or otherwise disclose
2 performing a circuit simulation for a cross-section of a first functional component of a circuit to
3 determine timing characteristics associated with each replaced timing determinant block of the
4 first functional component as required in element (b) of Applicants' claim 1. Also, nothing in
5 Avidan discloses or suggests performing a static timing analysis using the timing model defined
6 in claim 1 as required by element (d) of claim 1.

7 Further, although the timing model of Applicants' claims may be considered to be a type
8 of gray box, Applicants' gray box is different from the gray box disclosed in Avidan because
9 Applicants' gray box is created from the timing characteristics determined by performing the
10 circuit simulation for the cross-section of the first functional component of the circuit to be
11 analyzed. Significantly, Avidan fails to disclose performing a circuit simulation to determine
12 timing characteristics.

13 For the above reasons the Avidan reference fails to teach or suggest all of the elements
14 required in claim 1. Thus, Applicants urge the Examiner to withdraw the §102 rejection of
15 independent claim 1 as being anticipated by Avidan. The Examiner is also urged to withdraw the
16 §102 rejection of claims 2-7, which depend from claim 1.

17 Regarding, Applicants' independent claims 8 and 14, Applicants respectfully submit that
18 these claims recite limitations analogous to those found in independent claim 1. For example,
19 claims 8 and 14 each include the limitations of replacing at least one timing determinant block in
20 a functional component of a circuit with a timing element set, performing a circuit simulation for
21 a cross-section of the functional component to determine timing characteristics associated with
22 each replaced timing determinant block of the functional component, and attaching the timing
23 characteristics associated with each replaced timing determinant block to the respective timing

element set which replaced the respective timing determinant block. Thus, the arguments presented above with respect to claim 1 apply with equal force to independent claims 8 and 14. The Examiner is therefore urged to withdraw the §102 rejection of independent claims 8 and 14 and their respective dependant claims.

CONCLUSION

For all of the above reasons, the Applicants respectfully request reconsideration and allowance of claims 1-18.

If any issue remains as to the allowability of these claims, or if a conference might expedite allowance of the claims, the Examiner is asked to telephone the undersigned attorney prior to issuing a further action in this case.

Respectfully submitted,

THE CULBERTSON GROUP, P.C.


Dated: 6 July 2005

By: 

Russell D. Culbertson, Reg. No. 32,124
Russell C. Scott, Reg. No. 43,103
Trevor Lind, Reg. No. 54,785
1114 Lost Creek Boulevard, Suite 420
Austin, Texas 78746
512-327-8932
ATTORNEYS FOR APPLICANTS

CERTIFICATE OF FACSIMILE

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office, (Fax No. 703-872-9306) on July 6, 2005.

Russell D. Culbertson, Reg. No. 32,124 

1058_Response_OA_050407.wpd